Go To Positions Wanted |
| Job Openings |
|
| To post a job opening contact: info@esda.org |
| |
NXP Semiconductors (2 Positions Open)
ESD Engineer
Location: The Netherlands - Nijmegen
Experience Level: 5-10 years
Education Level: Masters Degree
Type of Function: Full-Time
Organization Description:
NXP Semiconductors N.V. (NASDAQ: NXPI) provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security, Digital Processing and Manufacturing expertise. These innovations are used in a wide range of automotive, industrial, consumer, lighting, medical, computing and identification applications. A global semiconductor company with operations in more than 25 countries, NXP posted revenue of USD 4.4 billion in 2010. Additional information can be found by visiting www.nxp.com.
Foundation Design IP is part of the world-wide central Research & Development organization of NXP Semiconductors. We enable and support the high-performance mixed signal product innovation with our NXP product divisions. Our people excite our customers by delivering foundation design IP, like input/output interfaces (IOs) with superior ESD performance.
Your Responsibilities:
As ESD engineer involved in the innovation program on IO design within the Foundation Design IP group. The focus of the innovation program is on differentiating low voltage/high speed IO design in advanced CMOS, RF and High Voltage technology nodes. You define and design new solutions to adhere to ESD requirements on system as well as circuit level, e.g. according challenging HBM and CDM standards. You test the susceptibility of the devices using the most advanced ESD test tools. You keep abreast of technical, application, market and competition developments in the relevant technology domain, showing understanding of the NXP business interests. Support product design teams to define customized IO/ESD solutions.
Key areas of responsibility are:
- Responsible for the research & development of analog, mixed signal circuits and layouts of low voltage/high speed IO designs with superior ESD performance. Ensure that project results meet agreed specifications, schedule and quality standards of NXP’s business needs.
- Electrical verification of developed circuits through advanced device/circuit simulations and correlation to actual silicon measurements.
- Implement innovative solutions of high performance analog circuits in IO/ESD designs, self and through others. Publish the results and write invention disclosures.
Your Profile:
- Ph.D. in Physics or MSc EE (Analog)
- Working experience (> 5 years) in preferably IO/ESD design of Analog Mixed-Signal IC’s.
- Good knowledge of semiconductor physics in general.
- You fit in an industrial development environment where a combination of project driven and innovation activities generate transferable results for our business.
- Very analytical in nature and able to work in a multi-disciplinary environment.
- Creative, out-of-the-box thinker with a high level of personal involvement.
- Strong theoretical background with a pragmatic approach.
- Good communication skills and fluent in English
Contact:
Jack Houet, e-mail:jack.houet@nxp.com, phone +31 (0)6 115 38 706
Posted on 3/15/2012 |
| |
NXP Semiconductors
Product Manager IO/ESD
Location: The Netherlands - Nijmegen
Experience Level: 5-10 years
Education Level: Masters Degree
Type of Function: Full-Time
Organization Description:
NXP Semiconductors N.V. (NASDAQ: NXPI) provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security, Digital Processing and Manufacturing expertise. These innovations are used in a wide range of automotive, industrial, consumer, lighting, medical, computing and identification applications. A global semiconductor company with operations in more than 25 countries, NXP posted revenue of USD 4.4 billion in 2010. Additional information can be found by visiting www.nxp.com.
Foundation Design IP (FDIP) is part of the world-wide central Research & Development organization of NXP Semiconductors. We enable and support the high-performance mixed signal product innovation with our NXP product divisions. Our people excite our customers by delivering foundation design IP, like input/output interfaces (IOs) with superior ESD performance.
Your Responsibilities:
As product manager IO/ESD responsible for the Input/Output interface circuit IP portfolio in different technology nodes. You drive the innovation program in the area of ESD and IO design through determining and monitoring the relevance for NXP, assessing the value of new developments in this field and identifying new opportunities. Typical examples are ultra-low voltage or high speed circuit IO’s with superior performance adhering to emerging standards on system level ESD. You work in close collaboration with new product development teams in the business lines, organize roadshows/webinars. Establish an international network and participate in international standardization committee. Keep abreast of technical, application, market and competition developments in relevant domains, showing understanding of NXP business interests. Ensure a strong alignment of the group’s innovation program with the business opportunities of NXP.
Key areas of responsibility are:
- Drive the IO/ESD development projects based upon input & requests from customers, suppliers and the market.
- Maintain customer contacts and align on requirements for new products.
- Responsible for the IO/ESD product & innovation roadmap.
- Take ownership for the development of circuits and layouts for I/O IP.
- Implement innovative solutions on ESD and IO’s, self and through others.
- Keep abreast of technical, application and market developments relevant to the department project, showing interest in the business aspects.
- Strive for continuous improvement. Contribute to improvement of common development relevant to your expertise and beyond.
Your Profile:
- Ph.D. or MSc electronic engineering
- Relevant working experience (> 7 years) in preferably analog mixed signal IC design and ESD.
- Very analytical in nature and able to work in a multi-disciplinary environment.
- Creative, out-of-the-box thinker with a high level of personal involvement.
- Strong theoretical background with a pragmatic approach.
- Good communication skills and fluent in English.
- Able to work as a team leader in a multi-cultural environment.
Contact:
Jack Houet, e-mail:jack.houet@nxp.com, phone +31 (0)6 115 38 706
Posted on 3/15/2012 |
| |
Intersil Corporation
ESD Design Engineer (Principal Level)
Palm Bay, FL
COMPANY INFORMATION:
Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The Company's products address some of the fastest growing markets within the communications, computing, high-end consumer and industrial electronics markets. For more information about Intersil or to find out how to become a member of our winning team, visit the Company's web site and career page at www.intersil.com.
Overview:
This position is an individual contributor working in the Corporate Process Reliability Department under the Technology Development Group. The focus is on improving product reliability by developing and implementing robust electrostatic discharge (ESD) and electrical overstress (EOS) protection including mitigation of latchup effects. The selected candidate will work closely with the design groups to ensure proper implementation of ESD to meet corporate and product ESD goals. The selected candidate should also be willing to expand responsibilities covering reliability failure mechanisms and to learn failure analysis techniques.
Responsibilities (including but not limited to):
• Design, Develop and characterize ESD structures in new and existing processes
• Internal and foundry process characterization for ESD/EOS robustness
• Develop and Publish ESD guidelines and rules, (including “Best Practice Recommendations”) for assigned processes
• ESD test chip design and layout
• ESD design debug and failure analysis (structure and product levels)
• Conduct ESD design reviews on new products
• Ensure proper implementation of ESD on assigned products
• Train ESD implementation concepts to Design and Layout Engineers
• Collaborate with Design for future ESD needs
Key Requirements and Knowledge:
• Masters in Electrical Engineering or Physics with 5+ years experience in ESD design; Ph.D. preferred
• Strong background in device physics with an understanding of digital and analog circuit design
• Proficient with Cadence design tools including schematic, simulation, and layout
• Excellent verbal and written communication/presentation skills
• Must be work both independently and as a part of a larger team; self motivated
• Competent in the use of lab tools and ESD characterization equipment
• Experience in high speed digital/analog, or discrete transient voltage suppression (TVS) a plus
• Proficient with TCAD tools (Silvaco and/or Synopsys) a plus
INTERSIL IS AN EQUAL OPPORTUNITY EMPLOYER.
To apply send resume to mhasan@intersil.com
Posted on 1/16/2012 |
| |
Intersil Corporation
ESD Design Engineer (Lead/Staff Level)
Palm Bay, FL
COMPANY INFORMATION:
Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The Company's products address some of the fastest growing markets within the communications, computing, high-end consumer and industrial electronics markets. For more information about Intersil or to find out how to become a member of our winning team, visit the Company's web site and career page at www.intersil.com.
POSITION OVERVIEW:
The chosen candidate will work in the Corporate Process Reliability group under Technology Development focusing on development and implementation of reliability enhancement techniques in targeted processes and products. These include but are not limited to electrostatic discharge (ESD) protection, electrical overstress (EOS) robustness, programming element reliability and process wearout modeling/qualification.
JOB RESPONSIBILITIES:
• Develop and maintain library of recommended ESD protection structures and guidelines for assigned processes
• Ensure proper implementation of ESD protection for assigned products
• Experimental evaluation and validation of ESD protection elements
• Coordinate collection of reliability data from foundries summarizing results and defining action plans to fill gaps
• Provide design guidance for use of ESD protection and EOS robustness in assigned processes
• Develop and maintain library of recommended programming elements for assigned processes
QUALIFICATIONS:
• Strong background in semiconductor device physics and analog circuit design; focus on bipolar and CMOS silicon technologies for high speed analog and power management products
• Master in Microelectronics, Electrical Engineering or Physics with emphasis on practical application; Ph.D. preferred
• Familiarity with Cadence Simulation/Layout and Technology CAD tools a plus.
• 5-10 years experience in the implementation of ESD protection, EOS robustness and qualification methodologies.
INTERSIL IS AN EQUAL OPPORTUNITY EMPLOYER.
To apply send resume to mhasan@intersil.com
Posted on 1/16/2012 |
| |
Accelerate Your Future...Be Part of the Foundry of the Future
Become part of GLOBALFOUNDRIES Singapore
We are looking for motivated and skilled people who want to be part of a diverse and global organisation that is reshaping the landscape of the foundry industry.
GLOBALFOUNDRIES is the world’s true global foundry. Headquartered in Silicon Valley, California with manufacturing operations in Singapore, Germany and soon to open, New York; GLOBALFOUNDRIES has a diverse, international workforce united to become the foundry of choice for the world’s leading fabless companies and integrated device manufacturers (IDM). With a strong market position, technology leadership, and financial staying power, GLOBALFOUNDRIES is well positioned to succeed in the growing foundry industry.
GLOBALFOUNDRIES Singapore (formerly Chartered Semiconductor Manufacturing Ltd) is one of the key manufacturing and operation sites for GLOBALFOUNDRIES. With 200mm and 300mm wafer manufacturing facilities, GLOBALFOUNDRIES Singapore provides a diverse product portfolio to address the mainstream technologies and advanced technology down to 40nm processes. In addition, to manufacturing, GLOBALFOUNDRIES Singapore houses corporate functions in Design Enablement, Marketing, Customer Engineering, Enterprise IT, and Customer Support.
Tapping on a world-wide workforce, GLOBALFOUNDRIES has an open environment that values diversity in culture, ideas, and people. So come join us and realize your potential and be part of a global organization that offers opportunities, a vision, and an environment for success. Be part of GLOBALFOUNDRIES Singapore.
TD - Senior Engineer / Engineer (ESD)
(Singapore)
Responsibilities:
Senior Engineer
- Assist in the ESD and LU development support for various technology nodes
- The job scope will include extensive test chip design and layout, spice model development, circuit simulations, layout verification, design database preparation and documentation
- The job scope includes R&D on new and optimized ESD solutions from a foundry perspective
- In this position, the staff will be support cross functionally teams such as IO design and ESD library development
Other responsibilities will include:
- Investigates and develops solution for highly complex circuit level ESD problems
- Learn and evolve in any other skills and tools required to achieve challenging ESD development goals including automation, and new research areas
- Publish in relevant peer reviewed journal and conferences
- Actively pursue patent development
Engineer
- The engineer will actively pursue ESD device development and assessment of ESD and LU performance of various technologies
- The responsibilities include device definition, characterization of the ESD devices using DC, pulsed and RF testers, latch up characterization, documentation and reporting, assist internal process owners for the ESD and LU rule definition
Other responsibilities include:
- As required, explore the need to modify any given processes, procedures or methods to develop new solutions for the foundry and its customers
- Continuously research and potentially develop new test methods and charactersation approaches.
- Publish in relevant peer reviewed journal and conferences
- Actively pursue patent development
Requirements:
- Phd or Masters Degree in Physics
- 2 to 5 years of relevant working experience
Senior Engineer
- Good and demonstrated knowledge in device layout, circuit design, custom layout, and IO design
- Well versed in circuit design and layout tools (such as those from cadence or Mentor)
- Analog circuit and RF design knowledge is a plus
Engineer
- Good knowledge of microelectronics and semiconductor device physics
- Demonstrated expertise and knowledge in ESD protection design and analysis using pulsed/ ESD testers, and device design
- Experience in HV device physics, compact model simulation, and product engineering is valuable
- Candidate is required to have exceptional technical skills combined with evidence of motivation to work in ESD and LU reliability area
- Open and willing to listen to internal and external customer concerns and willing to go an extra mile to help customers succeed in their efforts to achieve required ESD and LU performance targets
- Fluency in English language is a must, with good comprehension capability
- Ability to handle anyone with a pleasant attitude and willingness to share/mentor colleagues
We regret that only shortlisted candidates will be notified.
Interested applicants, please apply through vivienlye@globalfoundries.com
Posting extended on 1/14/2012
|
| |
| |
| Positions Wanted |
| To post a resume contact: info@esda.org (ESDA members only) |
| Name: Leo G. Henry |
Position Wanted: ESD Professional who can work in the following
disciplines: Engineer, Consultant, Test or Reliability. |
| Contact:
leogesd@pacbell.net |
| Resume: Download Resume |
| |
| Name: Arnold J. Steinman |
| Position Wanted: Electrostatics Consultant |
| Resume: Download Resume |
    
Revised:3/15/12 © Copyright, 1999-2012
ESD Association •
7900 Turin Road, Building 3 •
Rome, NY 13440-2069 USA •
Ph: +1 315-339-6937 •
Fax: +1 315-339-6793 •
email: info@esda.org
|



Threshold
Newsletter
|