

---

## TABLE OF CONTENTS

<b>1.0 PURPOSE AND SCOPE.....</b>	<b>1</b>
1.1 PURPOSE .....	1
1.2 SCOPE .....	1
<b>2.0 REFERENCED PUBLICATIONS.....</b>	<b>1</b>
<b>3.0 DEFINITIONS.....</b>	<b>1</b>
<b>4.0 SELECTION OF THE STRESS PIN PAIRS .....</b>	<b>1</b>
4.1 SELECTING PIN PAIRS.....	2
4.2 GENERATING PIN PAIRS USING A PSEUDO RANDOM NUMBER GENERATOR .....	3
<b>5.0 DEVICE STRESSING .....</b>	<b>4</b>

### **Annexes**

Annex A: (Normative): Pseudo Random Number Sequence Generator .....	6
Annex B: (Normative): Mapping Pseudo Random Number Sequence to a Set of Pin Numbers	7
Annex C: (Informative): Flowchart for Generating Stress Pin Pairs .....	8
Annex D: (Informative): Example: Octal Relay Driver .....	9
Annex E: (Informative): Bibliography.....	14
Annex F: (Informative): Revision History for ANSI/ESD SP5.1.4 .....	15

### **Tables**

Table 1: Pin Pair Sets using Sampling of Power Pins.....	3
Table 2: Parameter Definitions of the LCG .....	6
Table 3: Example Device to be Tested .....	9
Table 4: Example RNG Number Sequence .....	10
Table 5: Example Mapping Random Numbers to Alias Pins .....	11
Table 6: Example Pin Pairs .....	12

### **Figures**

Figure 1: Flowchart for Generating Sequence of Stress Pin Pairs.....	8
Figure 2: Example Diagram of Stress Pin Pairs .....	13