Return To Standards
SP5.4.1

ANSI/ESD SP5.4.1-2022

ESD Association Standard Practice for Latch-up Sensitivity Testing of CMOS/BiCMOS Integrated Circuits – Transient Latch-up Testing – Device Level

This document defines procedures to characterize the latch-up sensitivity of integrated circuits triggered by fast transients.

Enterprise option available (select from dropdown). Annual renewal required to maintain license.

Table of Contents
Select Product Option
$0 USD

Additional Handling Fees Apply

 

All electronic documents must be delivered directly to the intended person for use on only one computer. The document may not be forwarded to any additional users or accessed on multiple computers. Electronic documents will be emailed within 48 business hours.

 

Return To Standards